Currently I am using Cadence Verilog at school but Cadence doesn't seem to have a "student version" that I can download and use at home. If anyone has any. Free download of industry leading ModelSim® HDL simulator for use by students in their academic Support for both VHDL and Verilog designs (non-mixed). Download an evaluation version of VeriLogger Pro · VeriLogger Pro FAQ · Features List. Complete ASIC and FPGA design Environment. In a typical design of a.
-
-